Debug Governors
Photo by rawpixel on Unsplash- Designed a memory mapped interface for the Debug Governor to serve as a debugger tool for FPGAs.
- Refactored existing code to follow a datapath and controlpath structure in System Verilog.
- Paper accepted to FPGA ’21, the premier conference in FPGAs, as a publication.
